(12) **UK Patent Application** (19) **GB** (11) **2 233 518** (13)**A**

(43) Date of A publication 09.01.1991

(21) Application No 9012233.4

(22) Date of filing 01.06.1990

(30) Priority data
(31) 8912780 (32) 02.06.1989 (33) GB

(71) Applicant
The General Electric Company Plc

(Incorporated in the United Kingdom)

1 Stanhope Gate, London, W1A 1EH,
United Kingdom

(72) Inventor
Ian Juso Dedic

(74) Agent and/or Address for Service
C F Hoste
GEC Patent Department, (Wembley Office), The
General Electric Company plc, Hirst Research Centre,
East Lane, Wembley, Middlesex, HA9 7PP,
United Kingdom

(51) INT CL⁵
H03M 3/02

(52) UK CL (Edition K)
H3H HAH

(56) Documents cited
WO 89/07368 A1

(58) Field of search
UK CL (Edition K) H3H HAH
INT CL⁶ H03K, H03M
Online databases: WPI, INSPEC

(54) Analogue to digital converters

(57) Oversampled delta-sigma converters are used to provide high resolution and large dynamic range in zero-IF analogue to digital converters, and narrow-band filters within the delta-sigma loops are used to force quantisation noise away from frequencies of interest.

Fig. 1.

At least one drawing originally filed was informal and the print reproduced here is taken from a later filed formal copy

GB 2 233 518 A

Fig. 1.

Sinω₀t

'I' SIGNAL

A/D

INPUT

DIGITAL SIGNAL PROCESSING

'Q' SIGNAL

A/D

Cosω₀t

'I' AND 'Q' SIGNALS CENTRED ON DC.

INPUT SIGNAL CENTRED ON ω₀

f

ω₀

Fig. 2.

INPUT WAVEFORM AT ω_0

I SAMPLES

Q SAMPLES

EACH AT $2 \times \omega_0$

ACTUAL VECTOR Q

IDEAL VECTOR Q'

ACTUAL VECTOR I

IDEAL VECTOR I'

$$I' = \alpha I + \beta Q$$
$$Q' = \gamma Q + \delta I$$

INPUT $\longrightarrow$ $\ominus$ $\longrightarrow$ $\approx$ QUANTISER Q $\longrightarrow$

D/A

Fig. 3.

INPUT V_{IN} $\longrightarrow$ $\oplus$ $\longrightarrow$ V_{OUT}

$(1-\delta)V_{OUT}$ S/H S/H

Fig. 4.

GAIN

0   ω_0 $2\omega_0$ f

ALL PASS FILTER   Q

$(1-\delta)$

D/A

Fig. 5.

Analogue to Digital Converters

The present invention relates to analogue to digital converters.

A conventional baseband oversampled analogue-to-digital converter, of which delta-sigma converters form a subset, consists of a subtractor, a low-pass filter, a quantiser and a digital-to-analogue converter. The function of the filter is to shape the quantisation noise so that it is mainly at high frequencies, and can then be removed by digital low-pass filtering performed on the output data.

To perform analogue-to-digital conversion on a signal which is narrowband but not centred on zero frequency the 'zero IF' technique can be used. This consists of multiplying the input signal by two carriers $\cos w_0 t$ and $\sin w_0 t$ to produce in-phase and quadrature signals which are now centred at zero frequency. The two channels are necessary to allow discrimination between signals above and below the carrier frequency.

To obtain a large dynamic range from such a system, the analogue-to-digital converters must have high resolution and be accurately matched both in amplitude and time, e.g. for 100 dB dynamic range, the gains must match to within 0.001% and the carriers must be 90° ±0.006° apart. This is difficult to achieve

with conventional analogue-to-digital converters and filters.

According to one aspect of the present invention a zero IF analogue-to-digital converter utilises over-sampled delta-sigma converters.

As shown in Figure 1 the delta-sigma converters may typically each have a sample rate of $2 \times w_0$ but 90° out of phase, thus providing phase quadrature I and Q signals at the output. Errors due to gain and timing mismatch can be simply removed by scaling and adding the two outputs I and Q to generate ideal outputs I' and Q' with negligible amplitude and phase errors as shown in Figure 2. To find the required coefficients $\alpha \beta \gamma \delta$ a signal may be applied to one side of the carrier at $w_0 + \delta w$ and the coefficients iteratively adjusted so as to minimise the image at $w_0 - \delta w$. I' and Q' are each effectively sampled at $4w_0$ since they both contain components of I and Q.

The data output of a delta-sigma converter consists of only a 1 or 0 for each sample. This means that no multiplications are necessary, since the outputs I' and Q' simply consist of additions or subtractions of α, β, γ and δ. The DC offsets of the delta-sigma converters may be similarly cancelled out by adjustments to the output data. Because subsequent filtering is performed digitally there is no mechanism for gain and phase mismatch in these filters as there is with a system using analogue filters in front of the analogue-to-digital converters.

According to another aspect of the invention an oversampled converter may have a bandpass filter centred on w_0 within the feedback loop, as shown in Figure 3. This forces the quantisation noise away from the frequencies of interest. The subsequent digital filter may either be a bandpass filter, or consist of digital I and Q modulators followed by low pass filters. Typically the converter will sample at $4w_0$, and so the problem is to realise a narrowband filter centred precisely at w_0.

One method is to use one or more resonators consisting of 2 sample-and-holds with almost unity positive feedback of value

$(1 - \delta)$ as shown in Figure 4 which will have a gain of $\frac{1}{1-\delta}$ at

at exactly $w_0 = \frac{fclk}{4}$. The major disadvantage of this system

is that the input is sampled by the feedback loop, and this places
extremely stringent requirements on the permissible clock jitter.
For an input signal of $V\sin w_0 t$, clock jitter δt is translated into
amplitude variations δV according to the slope of the input
signal.

i.e. $\delta V = 2\pi V \cos w_0 t. \delta t.$

For a signal-to-noise-ratio of 100 dB this implies that
clock jitter should be of the order of 10^{-5} of a clock period.

An alternative architecture is to realise the filter as a
continuous-time bandpass filter, with the digital-to-analogue
output as either a voltage or a current. Clock jitter now affects
the average voltage at the digital-to-analogue output, but this is
now spread over the whole spectrum from 0 to $2w_0$.

The digital-to-analogue output consists of a voltage V for
a time $T \pm \delta T$, which in fact corresponds to a charge
$Q = V (T \pm \delta T)$.   If a charge output digital-to-analogue is used
so that a fixed charge Q is fed back, small variations in the clock
timing have no effect on the average signal which is fed back.
This charge may be generated by charging up a capacitor C to a
fixed voltage Vref, and then discharging this into the subtractor.
This technique is also applicable to conventional low-pass
delta-sigma or other oversampled converters, where it similarly
reduces the sensitivity to timing jitter and therefore increases
the signal-to-noise ratio which may ultimately be obtained.

To realise the continuous-time bandpass filter, one
possible method is to use all-pass filters with almost unity
positive feedback as shown in Figure 5.   An all-pass filter has
constant gain at all frequencies but a phase shift which varies

with frequency, and adding feedback around one or more all-pass
filters gives a resonator the centre frequency of which is
determined by the all-pass filters and the gain of which is
determined by the feedback loop gain.

As an example, two first order all-pass filters in cascade
have a phase response which is 180° at only one frequency. The
addition of positive feedback gives a response with a single peak
at w_o, without the extra peaks at DC, $2w_o$ etc. produced using
sample-and-hold resonators.

A major advantage of using all-pass filters with positive
feedback is that they can be realised using unity-gain buffers,
which can be designed with a much wider bandwidth than the
high-gain amplifiers which are requireu for many other bandpass
filter realisations.

CLAIMS

1.   A zero IF analogue to digital converter utilising over-sampled delta-sigma converters.

2.   A zero IF analogue to digital converter for converting signals at frequencies in a band centred on a frequency w_0, comprising two over sampled delta-sigma converters each operating at a samplerate of $2 \times w_0$ but with respective clock pulses for the two converters interleaved so that the converters operate effectively in quadrature.

3.   A converter in accordance with Claim 2 wherein there is provided digital signal processing means for scaling and adding the outputs of the two converters to provide quadrature outputs in which amplitude and phase errors are minimised.

4.   An over-sampled delta-sigma analogue to digital converter for converting signals at frequencies in a band centred on a frequency w_0 having within the feedback loop a bandpass filter centred on w_0.

5.   A converter in accordance with Claim 4 wherein the bandpass filter comprises two sample and hold circuits in cascade having overall almost unity gain.

6.   A converter in accordance with Claim 4 or Claim 5 wherein signals are fed back from the quantiser by charging a capacitor to a fixed reference voltage and then discharging this capacitor into the subtractor.

7.   A converter in accordance with Claim 4 wherein the bandpass filter comprises one or more all-pass filters with feedback.

8.   An analogue to digital converter substantially as hereinbefore described with reference to Figures 1 and 2, 3, 4 or 5.